BEST AVAILABLE COPY

(12) INTERNATIONAL

LICATION PUBLISHED UNDER THE PATENT



(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date 14 October 2004 (14.10.2004)

PCT

(10) International Publication Number WO 2004/088581 A1

(51) International Patent Classification⁷:

G06K 19/073

(21) International Application Number:

PCT/JP2004/004341

(22) International Filing Date: 26 March 2004 (26.03.2004)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 2003-094813

31 March 2003 (31.03.2003) Л

- (71) Applicant (for all designated States except US): CANON KABUSHIKI KAISHA [JP/JP]; 3-30-2, Shimomaruko, Ohta-ku, Tokyo, 1468501 (JP).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): HIRAI, Tadahiko [JP/JP]; c/o CANON KABUSHIKI KAISHA 3-30-2, Shimomaruko, Ohta-ku, Tokyo, 1468501 (JP).
- (74) Agents: OKABE, Masao et al.; No. 602, Fuji Bldg., 2-3, Marunouchi 3-chome, Chiyoda-ku, Tokyo, 1000005 (JP).


- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: UNAUTHORIZED ACCESS PREVENTION METHOD



(57) Abstract: An unauthorized access prevention method is provided for an integrated circuit including one or plural resistor elements capable of selecting between a high impedance state and a low impedance state irreversibly in an interface portion within the integrated circuit or a peripheral circuit portion. When a signal inconsistent with verification information and standard that are preset in the integrated circuit is received at least once, the impedance state of the resistor element is changed from an initial state to stop a part or all of accesses to the integrated circuit irreversibly. The unauthorized access prevention method is thus implemented by a simple structure manufactured with ease and at low cost.

DESCRIPTION

UNAUTHORIZED ACCESS PREVENTION METHOD

5 TECHNICAL FIELD

The present invention relates to an unauthorized access prevention method for an integrated circuit.

10 BACKGROUND ART

In recent years, products using a semiconductor integrated circuit such as information tags, IC cards, credit cards, and prepaid cards have been introduced into the market, and are gradually expanding their share in the market. Such information tags and cards 15 are often referred to as "smart cards" in general, and are said to be more counterfeit-resistant than magnetic stripe cards. It is however a fact that keywords or logic circuit structures within the cards 20 are analyzed to cause unending damages of forgery, tampering, and impersonation. Countermeasures that have been administered against such damages in order to enhance safety of the smart cards include increasing data widths and complicating logics.

25 However, all those countermeasures are significantly high in cost, so that there are naturally limitations in the smart card market under strong pressure for

lower prices. (For further details, see Japanese Patent Application Laid-Open No. H07-110876.)

Further, cryptographic techniques high in secrecy, application of which are not limited to the smart cards, require a system that adopts such a key as to have a key length exceeding 128 bits and includes a large-scale microprocessor, being expected to become further larger-scale and complicated in the future. Details on the techniques are described in "Studies on implementation method for encryption algorithm and risk analysis thereon" (issued on February 28th, 2003 by Information-technology Promotion Agency/Information-technology SEcurity Center).

15

20

10

5

DISCLOSURE OF INVENTION

The present invention is to solve the conventional problem in that integrated circuits highly resistant to forgery, impersonation, and unauthorized accesses are complicated and expensive. The present invention therefore has an object to provide an unauthorized access prevention method implemented by a simple structure manufactured with ease and at low cost.

Therefore, according to the present invention, there is provided an unauthorized access prevention method for an integrated circuit including one or

10

plural resistor elements capable of selecting between a high impedance state and a low impedance state irreversibly in an interface portion within the integrated circuit or a peripheral circuit portion,

in which, when a signal inconsistent with verification information and standard that are preset in the integrated circuit is received at least once, the impedance state of the resistor element is changed from an initial state to stop a part or all of accesses to the integrated circuit irreversibly.

According to the present invention, it becomes possible to structure an integrated circuit highly resistant to forgery, impersonation, and unauthorized accesses with a simple method.

Other features and advantages of the present invention will be apparent from the following description taken in conjunction with the accompanying drawings, in which like reference characters designate the same or similar parts throughout the figures thereof.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are

25 incorporated in and constitute a part of the
specification, illustrate embodiments of the
invention and, together with the description, serve

to explain the principles of the invention.

- Fig. 1 is a schematic diagram showing a concept of a circuit according to a first embodiment;
 - Fig. 2 is a graph showing electrical
- 5 characteristics of a resistor element in the circuit of Fig. 1;
 - Fig. 3 is a schematic diagram showing a concept of a circuit according to a second embodiment; and
 - Fig. 4 is a graph showing electrical
- 10 characteristics of a resistor element in the circuit of Fig. 3.

BEST MODE FOR CARRYING OUT THE INVENTION

Preferred embodiments of the present invention

15 will now be described in detail in accordance with
the accompanying drawings.

The present invention relates to an unauthorized access prevention method for an integrated circuit including one or plural resistor elements capable of selecting between a high impedance state and a low impedance state irreversibly in an interface portion within the integrated circuit or a peripheral circuit portion, in which, when a signal inconsistent with verification information and standard that are preset in the integrated circuit is received at least once,

the impedance state of the resistor element is

15

changed from an initial state to stop a part or all of accesses to the integrated circuit irreversibly.

It is preferable that the resistor element contain an organic conductor.

It is preferable that the resistor element be formed of a capacitor.

It is preferable that a voltage higher than at normal operation be applied to the resistor element in order to change its impedance.

10 It is preferable that a current larger than at normal operation be applied to the resistor element in order to change its impedance.

It is preferable that the verification information and standard that are preset in the integrated circuit contain a keyword or a logic.

It is preferable that the verification information and standard that are preset in the integrated circuit contain a clock frequency different from that in a specification.

It is preferable that the verification information and standard that are preset in the integrated circuit contain a power supply voltage different from that in a specification.

It is preferable that the integrated circuit contain an organic semiconductor.

An IC card which uses the above-mentioned unauthorized access prevention method is also

preferable.

The present invention is characterized by including one or plural resistor elements capable of selecting between a high impedance state and a low 5 impedance state irreversibly in an interface portion within the integrated circuit or a peripheral circuit portion, in which, when a signal inconsistent with verification information and standard that are preset in the integrated circuit is received at least once, the impedance state of the resistor element is changed from an initial state to stop a part or all of accesses to the integrated circuit irreversibly. The interface portion is a circuit portion for inputting/outputting a signal to/from the integrated 15 circuit. Also, the peripheral circuit portion is a circuit portion other than a memory array and a microprocessor core. According to the present invention, the resistor element is in the high impedance state or the low impedance state. That is, 20 there are two states with a high resistance and a low resistance, either of which is the initial state and can be changed. The signal inconsistent with the verification information and standard that are preset in the integrated circuit is selected from a keyword, 25 a logic, a power supply voltage, a drive frequency (clock frequency), etc. If one of those is inputted intentionally, it is judged that an unauthorized

access is performed with malicious intent (for example, for the purpose of stealing a drive condition, a keyword, or the like using chip analysis).

5 The resistor element may contain an organic conductor.

The resistor element may be formed of a capacitor.

A voltage or current larger than at normal operation may be applied to the resistor element in order to change its impedance.

The verification information and standard that are preset in the integrated circuit may contain a keyword, a logic, a clock frequency different from that in a specification, or a power supply voltage different from that in the specification.

The integrated circuit may be formed of an organic semiconductor.

According to the above methods, it is hardly possible to analyze the integrated circuit by an unauthorized access, and thus the safety of the circuit is enhanced. As a result, an inexpensive, highly safe IC card or the like can be realized by using one of the unauthorized access prevention methods described above.

Hereinafter, description will be made of embodiments of the present invention with reference

to the drawings.

Description is first made of an integrated circuit and an unauthorized access prevention method according to one of the embodiments shown in Figs. 1 and 2.

(First Embodiment)


Fig. 1 shows an example of an interface portion of an integrated circuit. Inputted to an input terminal is a signal containing a signal pulse 10 superposed on a power supply voltage. The signal pulse is composed of a keyword signal of 16 bits and logic data of 16 bits for calculation. An interface circuit includes a circuit for separating the power supply voltage and the signal pulse, in which the 15 keyword signal is fed to a keyword verification circuit and the logic data is fed to a logic circuit. Used as an example of the resistor element capable of selecting between a high impedance state and a low impedance state irreversibly is one that is initially in the low impedance state. The resistor element is 20 referred to herein as "fuse element", and is attached to the input terminal portion of the interface circuit.

Fig. 2 shows electrical characteristics of the
25 fuse element. The change into the high impedance
state is observed around 4 V during the first voltage
application. The high impedance state is maintained

during the second voltage application, and is never changed into the low impedance state again.

The power supply voltage of Fig. 1 is 5 V or more. While being ready to receive a signal, a transistor 1 (Tr1) is in an ON state and a transistor 2 (Tr2) is in an OFF state. The keyword signal of 16 bits is verified against preset keyword information by the keyword verification circuit. If the keyword is invalid, an NG signal is outputted. In this embodiment, if the invalid keyword is inputted three 10 times in a row, the access is judged as being an unauthorized access. In that case, Tr1 becomes the OFF state and Tr2 becomes the ON state. Then, the power supply voltage is directly applied to the fuse element to change the state of the fuse element into 15 the high impedance state irreversibly. As a result, it becomes impossible for the integrated circuit to receive a power supply voltage and a signal from the outside, thereby prohibiting the access to the 20 integrated circuit.

As the fuse element of Fig. 1, PEDOT/PSS (poly(ethylenedioxythiophene)/polystyrenesulphonic acid) is formed into a line shape with a width of 50 µm by using an ink jet method, followed by a drive experiment. TFTs (Thin Film Transistors) formed of an organic semiconductor are used only for portions relating to the transistors Tr1 and Tr2 of the



interface circuit portion. The substrate is formed of a polyimide film. The TFTs each have a gate length of 50 µm and a gate width of 10 mm.

Assuming that an unauthorized access has been attempted, when Tr1 is turned to the OFF state and Tr2 is turned to the ON state, the state of the fuse element becomes the high impedance state where the access is unacceptable.

(Second Embodiment)

- 10 Fig. 3 shows an example of the interface portion of the integrated circuit similarly to the first embodiment. Used as an example of the resistor element capable of selecting between the high impedance state and the low impedance state

 15 irreversibly is one that is initially in the high impedance state. The resistor element is referred to herein as "anti-fuse element", and is attached to the inputting portion of the interface circuit.
- Fig. 4 shows electrical characteristics of the
 20 anti-fuse element. The change into the low impedance
 state is observed around 7 V during the first voltage
 application. The low impedance state is maintained
 during the second voltage application, and is never
 changed into the high impedance state again.
- 25 The power supply voltage of Fig. 3 is approximately 5 V. While being ready to receive a signal, both the transistor 1 (Tr1) and the

10

15

20

25

transistor 2 (Tr2) are in the ON state. The keyword signal of 16 bits is verified against the preset keyword information by the keyword verification circuit. If the keyword is invalid, the NG signal is outputted. In this embodiment, if the invalid keyword is inputted three times in a row, the access is judged as being the unauthorized access. In that case, both Tr1 and Tr2 become the OFF state. Then, a voltage booster is activated and a high voltage of approximately 10 V is directly applied to the antifuse element to change the state of the anti-fuse element into the low impedance state irreversibly. As a result, it becomes impossible for the integrated circuit to receive a power supply voltage and a signal from the outside, thereby prohibiting the access to the integrated circuit.

In this embodiment, an element used as the anti-fuse element has a structure in which a silicon oxide film with high resistance is sandwiched between gold thin films (capacitor structure).

The present invention is not limited to the above embodiments and various changes and modifications can be made within the spirit and scope of the present invention. Therefore to apprise the public of the scope of the present invention, the following claims are made.



WO 2004/088581

5

10

CLAIMS

1. An unauthorized access prevention method for an integrated circuit comprising one or plural resistor elements capable of selecting between a high impedance state and a low impedance state irreversibly in an interface portion within the integrated circuit or a peripheral circuit portion,

wherein, when a signal inconsistent with verification information and standard that are preset in the integrated circuit is received at least once, the impedance state of the resistor element is changed from an initial state to stop a part or all of accesses to the integrated circuit irreversibly.

- An unauthorized access prevention method for
 an integrated circuit as claimed in claim 1, wherein the resistor element contains an organic conductor.
 - 3. An unauthorized access prevention method for an integrated circuit as claimed in claim 1, wherein the resistor element is formed of a capacitor.
- 4. An unauthorized access prevention method for an integrated circuit as claimed in claim 1, wherein a voltage higher than at normal operation is applied to the resistor element in order to change its impedance.
- 5. An unauthorized access prevention method for an integrated circuit as claimed in claim 1, wherein a current larger than at normal operation is applied

WO 2004/088581

5

10

15

20

to the resistor element in order to change its impedance.

- 6. An unauthorized access prevention method for an integrated circuit as claimed in claim 1, wherein the verification information and standard that are preset in the integrated circuit contain a keyword or a logic.
- 7. An unauthorized access prevention method for an integrated circuit as claimed in claim 1, wherein the verification information and standard that are preset in the integrated circuit contain a clock frequency different from that in a specification.
- 8. An unauthorized access prevention method for an integrated circuit as claimed in claim 1, wherein the verification information and standard that are preset in the integrated circuit contain a power supply voltage different from that in a specification.
- 9. An unauthorized access prevention method for an integrated circuit as claimed in claim 1, wherein the integrated circuit contain an organic semiconductor.
- 10. An IC card which uses the unauthorized access prevention method of any one of claims 1 to 9.



FIG. 1





FIG. 2



2/2

FIG. 3





FIG. 4



INTERNATIONAL SEARCH REPORT

International Application No International Application No

| A. CLASSIF | GO6K 19/073 | | | | | |
|--|---|--|---|--|--|--|
| | | | | | | |
| According to International Patent Classification (IPC) or to both national classification and IPC | | | | | | |
| B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) | | | | | | |
| IPC 7 | G06K | . 0, | | | | |
| | | | | | | |
| Documentation searched other than minimum documentation to the extent that such documents are included. In the fields searched | | | | | | |
| Electronic da | ata base consulted during the international search (name of data base | e and, where practical, search terms used) | | | | |
| EPO-Internal, WPI Data, PAJ, IBM-TDB, INSPEC | | | | | | |
| C DOCUM | ENTS CONSIDERED TO BE RELEVANT | | | | | |
| Category ° | Citation of document, with indication, where appropriate, of the rele | vant passages | Relevant to claim No. | | | |
| Jalegory | Ondition of document, minimum appropriately of the rele | | | | | |
| X | EP 0 297 209 A (MOTOROLA INC) 4 January 1989 (1989-01-04) column 4, line 8 - line 57; figur | e 1 | 1–10 | | | |
| X | GB 2 288 048 A (WINBOND ELECTRONICS CORP) 4 October 1995 (1995-10-04) page 2, line 4 - line 10; figure 1 page 4, line 19 - page 5, line 7 | | 1–10 | | | |
| | | | · | | | |
| Fur | ther documents are listed in the continuation of box C. | χ Patent family members are listed | in annex. | | | |
| | | | | | | |
| Special categories of cited documents: A* document defining the general state of the art which is not considered to be of particular relevance E* earlier document but published on or after the international filing date L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) C* document referring to an oral disclosure, use, exhibition or other means P* document published prior to the international filing date but later than the priority date claimed T* tater document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. *X* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. *X* document member of the same patent family | | | the application but every underlying the claimed invention to be considered to coument is taken alone claimed invention eventive step when the one other such docu- | | | |
| Date of the | actual completion of the international search | Date of mailing of the international sea | arch report | | | |
| 2 | 29 June 2004 | 08/07/2004 | | | | |
| Name and | mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fay. (-31-70) 340-3016 | Authorized officer Chiarizia, S | | | | |

INTERNATIONAL SEARCH REPORT

Information on patent family members

| International Application No | |
|------------------------------|---|
| P2004/00434 | L |

| Patent document cited in search report | | Publication date | | Patent family member(s) | Publication date |
|---|---|---------------------|----------------------------------|--|--|
| EP 0297209 | A | 04-01-1989 | GB DE DE EP HK US | 2206431 A 3889017 D1 3889017 T2 0297209 A2 4994 A 4841133 A | 05-01-1989 19-05-1994 20-10-1994 04-01-1989 28-01-1994 20-06-1989 |
| GB 2288048 | A | 04-10-1995 | NONE | | |

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

| ☐ BLACK BORDERS |
|---|
| MIMAGE CUT OFF AT TOP, BOTTOM OR SIDES |
| FADED TEXT OR DRAWING |
| ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING |
| ☐ SKEWED/SLANTED IMAGES |
| ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS |
| ☐ GRAY SCALE DOCUMENTS |
| ☐ LINES OR MARKS ON ORIGINAL DOCUMENT |
| ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY |

IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.